ABSTRACT ular radar applications. Short-range vehicular radar systems are cxpectcd to play an important rolc in collision prcvcntion and driver assistancc i n the future (e.g., assisted parking and blind spot dctection). The 24 GHz band already has users, particularly in thc ficlds of remote sensing and astronomy. Interestingly, in addition to sperifications limiting trmsmittcd power to different IevcIs a t different frequencies (i.e., the spectr;il emissions mask), there i s a spatial specification as well. The phased array approach provides a natural solution to these challenges.
as well. The phased array approach provides a natural solution to these challenges.
As opposed t o a fixed directional antenna systcm, phased arrays allow thc bcam to he stccred electronically i n different dircctions, enabling accurate velocity and location estimzition of objects that appear within the narrow beam. In addition to vehicular radar applications, such object and m o t i o n sensors could potentially he useful in many othcr applications.
Taking advantage o f silicon integration, spiit i a l processing, and large available bandwidth will make gigabit wireless LAN and low-cosr V P K Vtile vehicular radar a reality. In this article we discuss the i n t c g r a t i o n issues f o r such a multiplc-antenna system in silicon and demonstrate the first silicon-bascd fully intcprated phased array receiver at 24 GHz.
PHASED ARRAY: A SPECIAL CASE OF

MlMO SYSTEMS
Antenna arrays can be implcmentcd on either the transmit side (multiple-input single-output: MISO), the receive side (single-input multiple:. output: SIMO), o r both cnds (multiple-input multiple-output: MIMO) .
In MlMO systems, prcvalcnt multipath scattering increases channel capacity hy creating stochastically indcpcndcnt channels between each o f the transmitter and receiver antenna array elements. Interference that substantial increase in channel capacity is possible (20-40 b/s/Hz for an &transmitter 12-receiver MIMO system 141). However, the spacing between a n t e n n a s has proven to be a practical barrier to the implementation of multiple antenna arrays for mobile applications at frequencies in thc low gigahertz range (e.g., i , -15 cm @ 2 GHe). The size constraints mandate the move to higher frequencies. Phased array, historically employed in radar and radio astronomy applications, is a class of multiple antenna systems. It can form beams and nulls in desired directions by controlling the time delay and gain of the signal in each path independently. The array gain and spatial directivity achieved in a phased array system provide a logarithmic increase in channel capacity with a n increase in the number of elements in the phased a r r a y d u e t o t h e logarithmic depcndence of channel capacity on signal-to-noise ratio (SNR).
The benefits provided by the beam directionality o f a phascd array transmittcr, shown in Fig. la , can he likened tu the advantages of a narrow flashlight beam ovcr the omnidirectional incandescent bulb. In a flashlight, most of the light energy is focused only in the desired direction, as opposed to a bulb's indiscriminate illumination in all directions. Thus, t o obtain a given power intensity at the destination, much lower power needs to he radiated at the source for a directional beam, as compared to an omnidirectional one. At the same time, less interference is generated via this collimation of power.
Similarly, in phased array receivers, signals from multiple antennas are delayed individually t o compensate for the path length differencc in that direction and are then added coherently. As shown in Fig. Ib , phased array systems are capable of amplifying signals coming from one direction while attenuating interfering signals from other angles.
A phased array increases the effective SNR at the output of the receiver, thereby improving its sensitivity. With sufficient antenna spacing, the black-body radiation noise of each antenna is uncorrelatcd to the noisc of the other antennas in the array. Furthermore, t h e receiver noise suurces in each signal path beforc power combining are independent. As a result, the timedelayed signals from the antenna array add i n amplitude (coherently) whilc the noise adds in power (incoherently). This results in a 10loglo(n) - 
124
[dB] improvement in the S N R at the output of the n element phased array receiver.
T h e improvement in the SNR at t h e target phased array receiver and reduction in the level of interference generated for other users because of the directionality of a phased array transmitter lead t o substantially higher data rates and frequency reuse ratios, while lowering the power requirements of the transmitter. Although there are more active elements in a phased array system, its power consumption is still lower than that of single-path systems for t h e same d a t a rate.
DELAYED ARRAY OR
PHASED ARRAY?
Phased array is perhaps a misnomer for these systems given that tme time delay, and not phase shift, is required in each path for coherent addition of signals. As shown in Fig. l b , w h e n a plane electromagnetic wavc arrivcs at an antenna array at an anglc of a with respect to the normal to the array plane, the signal is received by each antenna at a different time due to the difference in propagation path length. In general, an angle-dependcnt time delay in cach path at the receiver can compcnsatc fur thc arrival dclay and effectively "listen" to a desired direction. In a onc-dimcnsional array, the angle of incidence, a, is related to thc delay diffcrcncc of two adjacent elements, AT, the spacing of two adjacent antennas, D, and the speed of light, c, via
(1)
The beam forming works independent of the frequency a n d bandwidth of the signal with ideal delay elements following each antenna, as shown in Fig lb. Unfortunately, t h e r e a r e practical challenges t o implement such broadband delay e l e m e n t s in t h e radio frequency (RF) signal path, such as signal attenuation, noise, and lincarity degradation, as well as signal dispersion. Fortunately, in many practical applications, particularly in wireless communications, the bandwidth of interest is a small fraction of the center frequency; hence, a uniform delay (linear phase) is only required over this narrow bandwidth. A simple way to realize the delay is to approximate it with a cunstant phase shift. This aligns thc carrier phase of different paths. Howcvcr, the modulating signal is not delayed a p p r o p r i a t e l y , leading to some dispersion in the demodulated signal. A higher modulation-bandwidth-to-cdrrier-frequency ratio results in larger signal dispersion, m a n i f e s t e d by t h c s p r c a d i n g of t h c constellation points. This distortion results in an increased bit error rate (BER) in wireless communication systems and in a rcduced radial rcsolution in radar applications.
T h e cffect of using phase shifting instead of true time delay compensation can be seen in the simulation results shown in Figs. 2a a n d 2b. They show t h e simulated constellation of t h e received signal (without noise) for an eight-elemcnt phased array receiver at bit rates of 1 Gbis and 10 Gbis at the worst case incident angle of 90" with respect t o normal, using a quaternary phase shift keying (QPSK) binary-coded complex modulation scheme with a carrier frequency c,f 24 GHz. The antenna elements are placed U2 := 2.5 mm a p a r t in a one-dimensional array of eight. Receiver noise was not simulated to fully expose t h e limitations of t h e constant phase approximation. A square-root raised cosine filter with a ralloff factor, 8, of 0.5 is used at both transmitter and receiver for pulse shaping. A 8 of 0.5 corresponds to a spectral efficicncy of 1.3.1 bislHz.
As the direction of the heam becomes m,,e oblique, the delay between the paths increases, and so does the crror introduced by constant phase shift approximation. T h e constellation spreading is a function of the signal's angle of incidence, ratio of signal bandwidth t o carrier frequency, and pulse shaping used. Error vector magnitude (EVM) is a measure of constellaticsn spreading and is thc root mean squared difference betwcen the perfectly demodulated and measured signals. The E V M of the received si:-nal was calculated f o r different signal bandwidths and angles of incidence, and the results a r e plotted in Fig. 2c , assuming c o n t i n u o u s phase control at the local oscillator (LO). As c m be sccn, for a carrier of 24 GHz, even for hit rates as high as 1 Gbis and an incidence angle (of 90" (worst case), E V M is lower than 2 pcrcent, so t h e signal integrity is maintaincd without additional cqualization. Given t h e 250 M U z wireless communication bandwidth, phase shift of the carrier at 24 GHr (a RWIf,,,,,,, closc t o a factor of 0.01) is a very good approximation for the delay and sufficient fur rcliablc communication. However, for hroadband communication or t o achieve fine radial r e s o l u t i o n s in pulsed phased array radars, it may be necessary to usc a better approximation of the actual delay rather than constant phase shift.
A phase shifter implementation in which the phase can be varied in discrete steps only introduces additional dispersion for certain angles of incidence, as shown in Fig. 2d . For example, in the phased array receiver described in this arricle, 16 discrete phascs of LO arc intcrpolatcd to obtain 32 discrete phases (5-bit resolution) that are then used t o compensate t h e narrowband phase shift of the carrier frequency in each path.
This discrete method can only precisely compensate the carrier phase shift at 32 angles of incidcncc bctwccn -90" a n d +90°. For all o t h e r angles, the signal constellation in each received path is rotated by an angle equal t o thc phasc quantization error, which depends on the exact phase shift necessary in each path for the given angle of incidence. Since t h e constcllation for cach receiver path is rotated differently, thcrc will be interference between thc in-phase (I) and quadrature-phase (Q) dcmodulated channels. Figure 2d plots the simulated E V M as a fiinction of t h c anglc of incidence when discrctc phasc shifts are used at t h e receivcr for 8, 16, and 32 available phases, as well as a continuuus version (Fig. 2c) . The signal has a bandwidth of 7.5 GHz, and all other simulation parameters are idcntical tu those used in Figs. 2a and 2b.
Using a 5-bit phase shifting scheme with phase steps of 5 . 6 O causes a peak E V M of 12 percent at an incidence angle of 75", which is only 1.14 times larger than the peak E V M generated if an In the latter case, the peak naturally happens s t a n incidence angle of 90", which corresponds to thc largest time delay between antennas. I t is evident from Fig. 2d that a 3-bit phase shifting resolution results in a much larger EVM relativc to a 5-hit phase resolution. If a 3-bit phase shifting scheme with 45" phase steps werc used, this peak would occur at an incidence anglc of hO", with a peak EVM value 180 percent higher than thc peak EVM value for a continuous version. The relative degradation due to a coarse phase resolution increases for higher bandwidth-to-carrier ratios.
SILICON IMPLEMENTATION
Advances in silicon process technologies for integrated circuits have resultcd in very fast transistors with cutoff (unity current gain) frequencies above 100 GHz. Howevcr, transistor speed is only one of the parameters affecting system operation. Additional constraints imposed by thc low breakdown voltages, losses of integrated passive dements, low power budget, as well as cost and area constraints have important hearings on overall system performance. Therefore, the architecture of the phased array system has to be chosen carefullv to ensure reoeatahilitv and reliability. Ideallv. broadband variable delavs are needed to makeyhe signals from all the paths coherent before they are combined. Such a variable delay, if implemented in the signal path at RF, can reduce power consumption. T h e gain o f t h e dclay stage should he independent of the delay, as a change in amplitude with different delays will lead to distortion whcn the signals are combined. Thus, the delay element ahould have Iargc and accurate variations in delay (0-140 ps @ 24 GHz for an 8-element array, with spacing of 112 hetween antennas) and low loss. Such delay elements are quite challenging to implement.
As mentioned before, for narrowband signals the delay can be approximated by a phase shift. Figure 3 shows the different stages at which the phase shift can be implemented in a simple twoelement phased array receiver example. In the signal path, the phase shift can he provided at R F (Fig. 3a) band (Fig. 3b) , or digitally (Fig. 3c) . Equivalently, the phase shift can also hc provided by downconverting the signal in each path with a phase shifted LO signal (Fig. 3d) . T h e architecture selection is accompanicd, as always, by certain trade-offs in power consumption, capacity, silicon area, and system reliability.
A n a r c h i t e c t u r e with controllable p h a s e shifters in each R F path and signal combining at R F has advantages with respect t o lower power c o n s u m p t i o n a s t h e r e only n e e d s t o b e o n e IFibaseband stage (Fig. 3a) . Additionally, since all the interferers are nulled out at RF, the linearity requiremcnts of thc IFbasehand stage are reduced. If the signal is delayed by time, 7, the carrier a t frequency fc undergoes a phase shift equal to 2nf,r. Since a phase shift of 0 is equivalent to a phase shift of 2n + 8, the phase shifter only needs t o provide phase shifts between 0 and 271. Again, t h e gain should b e constant across phase shifts, and the phase shifter should have low loss. There have been some phase shifters reported at lower frequencies, hut their size and performance do not make them suitable for an integrated phased array system. T h e study of high-frequency phase shifters is an active area of research [5] .
While it is possiblc to utilize phase shifters in the IF stage, they increase power consumption because in a n n element receiver, there will have t o be n downconversion mixers before the phase shifters (Fig. 3h) . Since the valuc and therefore the size of passive components (i.e., inductors, capacitors, and transmission lines) needed t o provide phase shift is inversely proportional t o the frequency, implementing the phase shifters at IF will increase system area.
Another architectural choice is t o d o away with analog phase shifting entirely, opting for baseband digital delay (Fig. 3c ). This increases t h e flexibility of the system, as it can now be configured as both a phased array o r a MlMO system depending on the application. Howevcr, this advantage is offset by t h e high power consumption of such a system, which is essentially equivalent t o n receivers operating in parallel while sharing n o blocks except t h e frequency synthesizer. Also, it places tough performance criteria on the analog-to-digital ( A D ) converter in order to provide accuratr delay. AdditionalJy, as the interferers are still present, the linearity and dynamic range of the IF stage and A/D converter will also have t o he suhstantially higher, leading to higher power consumption. As a n illustration, imagine a digital a r r a y of eight receivers where each has an 8-hit AID converter that samples the signal with a 100 MHz channel bandwidth at twice the Nyquist rate. These n u nhers are reasonable for such a system. The haseb a n d d a t a -r a t e of t h e w h o l e system c a n be calculated as 76.8 Gbis. T h i s requires a highspeed interface, and a power-hungry and cxpensive signal processing core.
As compared to a signal path implementation at RF, IF, analog baseband, or digital signal processing, a phase shifter in t h e LO stage is relatively easier t o implement (Fig. 3d) . Since the downconversion mixers have their best perforfiance when they arc hard-driven, the LO stag,es should preferably h e o p e r a t e d in saturation. Noting that thc output of the VCO has constant amplitude as well, the amplitude and phase variations can bc completcly decouplcd. Thereforc, each path will have a constant gain irrespective of phase shift. Sincc in this architecture thcre is only one I F amplifier followed by two (I and Q)
A I D convertcrs, t h e power consumption is reduced from that of an IF phasc shift architccturc. by-four block.
A 24 GHZ PHASED ARRAY RECEIVER
T h e trade-offs described above Icd t o a n LOphase-shifting-based phascd array rcceiver. Thc block diagram a n d circuit schematics of t h e cight-clcment 24 GHz phased array receiver arc shown in Fig. 4 . In order to avoid the dc offset and othcr problems associated with a homodync receiver, a two-stage hcterodyne radio architect u r e was adopted (Fig. 4a) . T h e two LO f r equcncies were chosen t o be 19.2 G H z and 4.8 GHz. With this choice, both LO frcquencies can he generated in one frcquency synthesizer phaselockcd loop with t h e use of a frequency divideThc phased array receiver has bccn designed and fabricated in a IBM 7 H P SiGe BiCMOS two metal layers are thicker, they are used for on-chip routing of high-frequency signals and implementing on-chip spiral inductors. T h e receiver can he broadly divided into circuits in the signal path, and circuits for LO generation and phase selection. It is important to note that while this architecture is more suitable for heamforming, the circuits in themselves are still applicable to a full n-element MIMO receiver.
SIGNAL PATH
Each R F front-end consists of a two-stage low noise amplifier (LNA) (Fig. 4c) and a Gilherttype mixer. The outputs of all eight mixers arc combined in the currcnt domain and terminated with a tuned load at the I F frequency, as shown in Fig. 4d . Impedance matching networks were implemented on-chip betwccn R F stagcs to maximize power transfer. More information on t h e design of the front-end can be found in [7] . T h e image frequency of the first downconversion is located at 14.4 GHz. The signals at this frcqucncy a r e attenuated by the narrowband transfer function of t h e front-end (i.e., a n t e n n a a n d
LNA).
T h e cascaded LNA stages alone provide around 35 dB of image rejection. Since the transmissions around the image frequency band (14.4
GHz) a r e mainly low-power satellite signals, no image rejection architecture is used a t the R F stage. T h e final downconversion t o baseband is done by a pair of quadrature mixers. The divideby-four block that is used t o generate thc second LO naturally produces in-phase and quadraturephase signals to drive these mixers.
LO MULTIPLE PHASE GENEWTION
A single oscillator core is used to generate multiple phases of a single frequency. Multiple phdses can h e generated by extracting signals from equidistant nodes of an oscillator loop, as shown in Fig. 4e . A phase shift of 360" is maintained across t h e oscillator fcedhack loop in o r d e r t o maintain stable oscillation. In our design, a ring comprising 8 fully-differential CMOS amplifiers forms t h e 19 GHz V C O capablc of generating 16 phascs. As the structure is differential, flipping one of the connections halves the number of amplifying stages in t h e ring from 16 to 8.
Each amplifier produces a phase shift of 22.5O phase shift at 19 GHz (Fig. 4e) . It can he shown that in order t o achieve a 22.5' phase shift, each amplifier should bc tuned close to the oscillation frequency. Each of thc designed amplifier stages draws less than 3.2 mA f r o m a 2.5 V supply, resulting in total power consumption of 63 mVi for thc oscillator.
PHASE DISTRIBUTION AND SELECTION
The oscillator core generates 16 discrete phases that are used to control the phase of each path.
T h e 16 generated phases of the V C O a r e fed into the phase selection circuitry of each path in a symmetric manner to ensurc that the delays of thc traces connecting these blocks are equal for all t h e oscillator phases. T h e phase selectors ( ing R F mixer. The phase selectors a r e equivalent t o analog multiplexers, and thc LO phase for each path is controlled irrespective of the phasc of the othcr paths. The phase Selection data is serially loaded t o an on-chip shift register using a digital serial interface.
Thc phase selector in each receiver path has access to all 16 phases of the LO via the 8 differential LO outputs. In o r d c r t o minimize t h c phase-sclection circuit complexity, the appropriate phase of the local oscillator for each path is selccted in two steps. Initially, an array of 8 differential pairs with switchable current sources and a shared tuned load are used to select one of the 8 differential outputs of oscillator (Fig.  4h) .
This topology accommodates phase intcrpolation using thc appropriate digital control word.
When two (or more) phase branches are selected by turning on the tail currcnt sourccs associated with those phases, the current addition at the output rcsults in interpolation betwecn the two (or more) selected phases, as shown in Fig.  4b . By interpolating two adjacent phases, 32 equally spaced phases (5-bit resolution) can be gene r at e d.
The next stage consists of two cross-coupled differential pairs. This stage can provide either a 0" or 180" phase shift (i.e., the output is either the input or its invcrted version). The two stages of phasc selection result in complete access to all LO phascs. Notably, t h e two stages jirc dcsigned to provide high gain in order to rcstore the amplitude of the LO signal that is attenuated because of the loss of the distrihution network and mismatch hetween components.
MEASURED PERFORMANCE
The results of the measurcmcnts performed on the receivcr have been summarized in Fig. 6a . Thc overall noise figure of the system is 7.4 d B over a bandwidth of 250 MH2. Thc array function improves the output signal power by 18 dB while increasing thc noisc power only by 9 dB, rcsulting in an improvement of 9 dB in the output SNR comparcd to the SN,R at thc antenna for eight elements. Thcrefore, thc SNR a t the baschand is about 1.6 dB better than the SNR at each antenna. Figure kh shows t h e measured beam formed when signals from four paths are added after phase shifting for three different angles and compares it to the theoretically calculatcd patterns. Due to the inherent agility of thc phasc selection hlocks, the phasc configuration can he switched at a speed o n the order of the logic switching time. Signal combining in t h e current domain resolts in an inercase in the signal power of 18 dB. Thus. t h c eight-elcment array exhibits a total gain of 61 d B and has a beamforming peak-to-null ratio of 20 dB. It draws a constant 287 mA from a 2.5 V supply, irrespective of beam direction. A die micrograph of the fully integrated 24 GHz phased array receiver is shown in Fig. 6c . The complete receiver occupies 3.3 x 3.5 mm2 of silicon area. As mentioned before, the phase distribution network occupies a significant portion of the chip area. Except for eight receiver inputs at 24 GHz, differential in-phase and quadrdturephase baseband outputs (four pads), and phase locked loop (PLL) reference (one pad), all the other pads are either ground or biasinglcontrol voltage pads, demonstrating a fully integrated phased array receiver in silicon for the first time.
